SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP

您所在的位置:网站首页 ufs20和emmc51 SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP

SD 3.0 / SDIO 3.0 / eMMC 5.1 Host Controller IP

2024-06-21 13:20| 来源: 网络整理| 查看: 265

The SD 3.0/SDIO 3.0/eMMC 5.1 Host IP from Arasan Chip Systems is a highly integrated host controller IP solution that supports three key memory card I/O technologies:

SD 3.0SDIO 3.0eMMC 5.1

The SD 3.0 / eMMC 5.1 Host IP handles all of the timing and interface protocol requirements to access these media as well as processing the commands in hardware thereby scaling in both performance and access speeds. The IP supports connection to a single slot and performs multi-block writes and erases that lower access overhead. In addition, a host can utilize this IP to boot directly from an attached eMMC memory, thereby simplifying system initialization during power up. The host interface is based on a standard 32-bit AHB bus which is used to transfer data and configure the SD 3.0 / eMMC5.1 Host IP.

eMMC 5.1 + SD 3

eMMC 5.1 is backward compatible to the previous versions.



【本文地址】


今日新闻


推荐新闻


CopyRight 2018-2019 办公设备维修网 版权所有 豫ICP备15022753号-3