2401_84868454: 太有帮助了，点赞点赞

fluffysusu: module top_module( input clk, input areset, // Asynchronous reset to state B input in, output out);// parameter A=0, B=1; reg state, next_state; always @(*) begin // This is a combinational always block if (state